Compilation and Hardware Support for Approximate Acceleration

نویسندگان

  • Thierry Moreau
  • Adrian Sampson
  • Andre Baixo
  • Mark Wyse
  • Ben Ransford
  • Jacob Nelson
  • Luis Ceze
  • Mark Oskin
چکیده

Approximate computing exposes opportunities to increase the efficiency of computer systems by trading-off accuracy for energy savings. These optimization opportunities can be found in many emerging classes of applications which exhibit a degree of tolerance to imprecision. Taking full advantage of approximation requires a programming model that provides control to the programmer over what portions of a program can be approximated, as well as hardware-based techniques that can effectively trade-off accuracy for energy savings. We describe ACCEPT, a compiler framework for approximate programs and SNNAP, an approximate accelerator that can efficiently offload regions of approximate code. Using ACCEPT, a software programmer can leverage the benefits of approximate computing by annotating software with data-centric annotations and letting the compiler identify the best approximation strategies based on accuracy requirements. We evaluate programs that offload approximate computation on SNNAP, and observe an average speedup of 3.8× and an average energy saving of 2.8×.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Approximate Computing on Programmable SoCs via Neural Acceleration

Processor designs for portable, ubiquitous computing devices such as cell phones have widely incorporated hardware accelerators to support energy-efficient execution of common tasks. Porting applications to take advantage of these resources is often a difficult task due to the restricted programming model of the accelerator: FPGA-based acceleration, for instance, often requires the expertise of...

متن کامل

OpenCL for FPGAs: Prototyping a Compiler

Hardware acceleration using FPGAs has shown orders of magnitude reduction in runtime of computationally-intensive applications in comparison to traditional stand-alone computers [1]. This is possible because on an FPGA many computations can be performed at the same time in a trulyparallel fashion. However, parallel computation at a hardware level requires a great deal of expertise, which limits...

متن کامل

On the Software Virtual Machine for the Real Hardware Stack Machine

Several technologies for Java1 [1] program execution have been reported, e.g., Just-In-Time (JIT) compilation, pre-compilation engine, etc., to improve its running speed. Bytecode engine is another approach by taking advantage of the hardware acceleration. This paper is concerned with the brief introduction to the picoJava-II core technology and its implementation at Fujitsu. Then, we will pres...

متن کامل

Boosting Single Thread Performance in Mobile Processors via Reconfigurable Acceleration

Mobile processors, a subclass of embedded processors, are increasingly employing multicore designs to improve performance. This often requires sacrificing resources in each CPU, degrading single thread performance which is still important according to Amdahl’s law. The traditional technique for efficiently boosting serial performance in embedded processors, dedicated hardware acceleration, is u...

متن کامل

Temporal Planning for Compilation of Quantum Approximate Optimization Algorithm Circuits

We investigate the application of temporal planners to the problem of compiling quantum circuits to newly emerging quantum hardware. While our approach is general, we focus our initial experiments on Quantum Approximate Optimization Algorithm (QAOA) circuits that have few ordering constraints and allow highly parallel plans. We report on experiments using several temporal planners to compile ci...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015